1. Introduction {#s0005}
===============

Atomic layer deposited lanthanum-oxide (La~2~O~3~) thin films show remarkable electrical and structural properties, exhibiting a dielectric constant as high as *k* ∼ 29, a high band gap of 5 eV, as well as a high band offset to Si as reported by Lee and coworkers [@b0005]. Capping these films with a second high-*k* oxide (e.g. ZrO~2~ or HfO~2~), the hydroxylation and related formation of La(OH)~x~ of uncapped La~2~O~3~ films, can be circumvented. Excellent electrical properties were demonstrated by this method [@b0010; @b0015]. Additionally, post deposition annealing (PDA) treatments improve the dielectrics in terms of leakage current, capacitance density and interface quality [@b0010]. This can be attributed to the formation of a silicate interlayer between Si and La~2~O~3~, and the additional densification of the La~2~O~3~ films, which changes the permittivity of the films [@b0010; @b0015; @b0020]. High low field electron mobilities were achieved for MOSFETs, if the silicate layer is in direct contact to Si and HfO~2~ is used as a capping layer [@b0025]. Hence, capped La~2~O~3~ films are an excellent candidate for the integration into upcoming CMOS technologies.

Schottky-barrier metal-oxide semiconductor field effect transistors (SB-MOSFETs) are promising candidates to overcome problems with high external resistances from source and drain regions in next complementary metal-oxide semiconductor (CMOS) technology nodes [@b0030], addressing the implementation of ultra thin body devices and nanowire architectures. Atomically sharp interfacial regions of the metal-silicide to the silicon (Si) channel region can be obtained by using suitable low processing temperatures below 600 °C to form metallic source/drain regions [@b0035]. By decreasing the effective Schottky-barrier height at the source to channel region below 0.1 eV, the drive current of a SB-MOSFET can outperform those of a conventional MOSFET as was shown by Connelly and coworkers [@b0040]. However, only few reports exist about the implementation of high-*k*/metal gate technology into a fully CMOS compatible process scheme for the integration of SB-MOSFETs at low temperatures [@b0045; @b0050; @b0055].

This paper extends the current studies on atomic layer deposition (ALD) deposited La~2~O~3~ as a gate dielectric to the integration into a low temperature process scheme for SB-MOSFET devices. A stacked La~2~O~3~/ZrO~2~ dielectric is applied in a high-*k* metal gate source/drain accumulation mode p-type SB-MOSFET. Scaled dielectric gate stacks with EOT down to 1.27 nm are presented with excellent current densities obtained for the recently developed ALD La precursor tris(*N*,*N*′-diisopropylformamidinato) lanthanum. The ALD layer of La~2~O~3~ capped with ZrO~2~ are promising candidates for the integration into a CMOS process flow. For the metallic source/drain regions PtSi is used. The influence of different low temperature processing schemes is investigated.

As was shown by Larrieu et al. [@b0060] a conversion of a thin Pt layer on Si into PtSi takes place already at temperatures of 350 °C. Therefore PtSi is appropriate for the integration into low temperature processes. Moreover, PtSi is shown to yield a zero field barrier height as low as 0.14 eV to holes [@b0065] as well as excellent current drive abilities.

Here, as the gate contact, metallic titanium nitride (TiN) is applied. This layer is capped by tungsten (W) to avoid oxidation of the TiN film at higher annealing temperatures. TiN offers low resistivity and thermal stability in high-*k* dielectric capacitor structures on silicon at temperatures of up to 600 °C [@b0070; @b0075].

Metal-oxide semiconductor (MOS) capacitor structures on Si substrate are used to optimize the electrical properties of the deposited multilayer of La~2~O~3~ and ZrO~2~. The respective interface trap densities, equivalent oxide thickness (EOT), as well as the gate leakage current are evaluated.

2. Device fabrication {#s0010}
=====================

P-type silicon-on-insulator (SOI) wafers are used as substrates. The corresponding thicknesses of the (100) -- silicon layer and the buried oxide (BOX) layer are 190 nm and 400 nm, respectively. The process flow of the formation of SB-MOSFETs is summarized in [Fig. 1](#f0005){ref-type="fig"}a.

After a standard RCA cleaning process, ALD is applied to grow the dielectric stack. The ALD reactor used is a cross-flow reactor (Cambridge Nanotech, Savannah 100). The La~2~O~3~ films are grown from the La precursor tris(*N*,*N*′-diisopropylformamidinato) lanthanum using oxygen as the oxidant agent. La~2~O~3~ films are in situ capped by ZrO~2~, using tetrakis-(diethylamino)-zirconium and oxygen (O~2~) as the precursor substances. The substrate temperature for both processes is set to 300 °C. The resulting equivalent oxide thicknesses are varied from 1.27 to 1.86 nm.

Different PDA treatments at temperatures from 350 °C to 500 °C for 5 min in argon atmosphere at a ramp rate of 10 K/s are applied. The gate contact consists of 20 nm TiN sputter-deposited by physical vapor deposition (PVD) from a sinter target. To prevent any oxidation of the TiN, it is in-situ capped by 100 nm of W.

Finally, in order to protect the gate stack against the following wet etch processing steps, it is capped with 80 nm of SiO~2~ deposited at temperatures of 300 °C by plasma enhanced chemical vapor deposition (PECVD), using diluted silane (2% SiH~4~, 98% H~2~), and nitrous oxide (N~2~O).

A Pt layer is used in the subsequent reactive ion etching (RIE) process to mask the SiO~2~/W/TiN stack, whereat SF~6~ and N~2~ are used as the etching gases. Afterwards, spacers with a thickness of 100 nm are formed from SiO~2~ by means of PECVD at 300 °C and a subsequent anisotropic RIE process with SF~6~/N~2~.

In a final step, the high-*k* oxide layer of La~2~O~3~/ZrO~2~ is selectively etched by RIE using SiCl~4~.

A self-aligned silicidation process is applied to form PtSi source/drain regions, whereat the Pt layer thickness is chosen to be 60 nm. The silicidation is applied at 350 °C for 30 min in forming gas (10% H~2~, 90% N~2~) to achieve the full transformation of the Pt to platinum mono-silicide (PtSi) [@b0060]. Finally, the unreacted Pt is etched in diluted aqua regia [@b0070]. [Fig. 1](#f0005){ref-type="fig"}b shows a schematic of the final devices structure.

Subsequently, post metallization annealing (PMA) treatments are performed at 350 °C to 500 °C for 30 min in forming gas.

Metal-oxide semiconductor capacitors are fabricated by depositing La~2~O~3~/ZrO~2~ on a low doped n-type and RCA-cleaned Si substrate. The TiN/W gate electrode is deposited by rf-magnetron sputtering and structured by a subsequent RIE step, as given above. The electrical properties of MOS-capacitor structures are analyzed by capacitance--voltage (C--V) and current--voltage (I--V) measurements using a Keithley SCS 4200 analyzer. From the C--V measurements the equivalent oxide thickness (EOT) as well as the flatband voltage is determined. The output- and transfer characteristics are obtained from long channel p-type accumulation mode SB-MOSFETs, whereat the gate length was varied from 1 to 40 μm. Atomic layer deposited thin films are characterized by X-ray diffraction (XRD) (using a PANalytical *X'Pert* *PRO* X-ray diffraction system) and by high resolution transmission electron microscopy (HR-TEM) (using a *FEI TECNAI F20* system) to investigate the morphology and the film thickness of the oxides. The physical thickness of the deposited gate dielectrics is additionally determined by using spectroscopic ellipsometry (using a Woolam, *α-SE* system).

3. Results {#s0015}
==========

3.1. Transmission electron microscopy and X-ray diffraction measurements {#s0020}
------------------------------------------------------------------------

On the left side of [Fig. 2](#f0010){ref-type="fig"}, a HR-TEM image taken from a processed MOSFET device shows a gate stack annealed at 350 °C. A homogeneous amorphous interfacial layer of 1.5 ± 0.5 nm can be seen, whereas the bright contrast in the TEM image implies a SiO~x~-rich film. From the corresponding C--V measurements we obtain an EOT of 1.54 nm. Hence, it is clear that the film cannot be pure SiO~x~, rather it will most likely be a lanthanum-silicate-rich film formed during the PDA. A conclusion which is in agreement with results reported recently by Tsoutsou et al. [@b0015] and Kwon et al. [@b0080], where the formation of a silicate rich interfacial layer was observed after the annealing in nitrogen atmosphere or in vacuum. The subsequent high--*k* layer has a thickness of 5.2 ± 0.5 nm and reveals no sharp interface between the La~2~O~3~ and the ZrO~2~ phase. We conclude that the deposited film is most likely a mixed phase of La~2~O~3~/ZrO~2~ layer in the lower part and most pure ZrO~2~ in the upper part of the film. Hence, the overall physical film thickness of the dielectric stack found from HR-TEM analysis is ∼7 nm, which is confirmed by spectroscopic ellipsometry measurements. We also observe crystalline inclusions in the amorphous matrix of the oxide in HR-TEM images.

First, we evaluate the influence of different PDA treatments at 350 °C, 400 °C, and 500 °C, respectively. From XRD measurements as shown in [Fig. 2](#f0010){ref-type="fig"}b, a crystallization of the multilayered film of La~2~O~3~/ZrO~2~ is found at a PDA temperature of 500 °C, whereat as deposited oxide films show no indication of a crystalline phase. This is indicated by the peak in the XRD spectra at 2*Θ* = 30 degree, attributable to the higher-*k* tetragonal (1 0 1) or cubic (1 1 1) phase of ZrO~2~, which may be stabilized by the presence of La~2~O~3~, as reported in [@b0015; @b0085]. Small differences are found in the EOT value, which are 1.54 nm concerning the samples annealed at the lower PDA temperature and 1.45 nm concerning samples annealed at the highest PDA temperature of 500 °C. This change can be attributed to the increasing amount of the crystalline phase of the dielectric but may also be accompanied by the growth of a SiO~x~ rich interfacial layer at the higher annealing temperatures [@b0015; @b0080].

3.2. Capacitance--voltage and current--voltage characteristics of La~2~O~3~/ZrO~2~ layers in MOS capacitors {#s0025}
-----------------------------------------------------------------------------------------------------------

Comparing the C--V curves shown in [Fig. 3](#f0015){ref-type="fig"} of the ∼7 nm thick La~2~O~3~/ZrO~2~ film to a 9 nm thick pure ZrO~2~ film, with comparable oxide capacitance density, a shift of the flat band voltage of ∼−0.34 V is observed if a PDA at 350 °C is applied. This shift is most likely originating from a dipole formation at the crossover of the high-*k* dielectric to the interface layer as reported in [@b0090]. Also, a shift of the flatband voltage is observed to more positive voltages, if higher PDA temperatures are applied. Starting from a flatband voltage of 0.28 V for samples subjected to a PDA at 350 °C to 0.51 V for the samples subjected to a PDA at 500 °C. The change in the chemical composition of the Si/high-*k* interfacial layer to a SiO~x~-rich film upon high temperature annealing, which is also observed in [@b0015; @b0075], may explain the origin of this shift to more positive voltages.

Additionally, a series of La~2~O~3~/ZrO~2~ stacked MOS capacitors is grown with stack thicknesses of 5 nm, 7 nm and 9 nm, respectively, where at the ZrO~2~ capping layer thickness is varied and the La~2~O~3~ thickness is kept constant. In [Fig. 2](#f0010){ref-type="fig"}c the EOT values of the different gate stacks are compared, whereat a PDA at 500 °C and a PMA 350 °C are applied. The EOT scales nearly linear with the physical layer thickness of the dielectric gate stack to an overall dielectric constant of *k* ∼ 21 ± 2 obtained from the slope (dashed line, [Fig. 2](#f0010){ref-type="fig"}c) of the EOT value as a function of the physical layer thickness *t*~Ox~ as given in (1) [@b0095]:$$\text{EOT}\sim\frac{k_{\text{SiO}_{2}}}{k}t_{\text{Ox}}\text{.}$$

Comparing three different PDA treatments of the ∼7 nm thick La~2~O~3~/ZrO~2~ film, an increase in the leakage current density, measured in the accumulation regime (at + 1 V), as shown in [Fig. 4](#f0020){ref-type="fig"}a, is found for fixed PMA temperatures of 350 °C and 400 °C. Here, an excellent leakage current density level of 15 μA/cm^2^ is found for the lowest PDA temperatures of 350 °C. Varying the different PMA treatments ([Fig. 4](#f0020){ref-type="fig"}b), the leakage current density is the lowest for a PMA at 350 °C, and is increasing to a value of 55 mA/cm^2^ for a PMA treatment at temperatures of 500 °C. This temperature dependence is most likely due to the increased crystallization of the stacked La~2~O~3~/ZrO~2~ layer observed, and the correlated leakage current along possible grain boundaries in the crystalline phase. The presence of crystalline inclusion may additionally affect the device performance of short channel devices, due to the variation of the dielectric constant of the oxide along the channel of the MOSFET. The variation depends on the size of crystalline inclusions and the crystalline orientations of the grains. This becomes even more important as for tetragonal ZrO~2~ additionally an anisotropic dielectric constant with 41.6 in the *x*- and *y*-direction is observed while a value of 14.9 is observed in the *z*-axis (*c*-direction) [@b0100].

For the same PDA conditions at 350 °C the interface trap density plotted in [Fig. 4](#f0020){ref-type="fig"}c, as determined by the conductance technique [@b0105] at flatband voltage conditions, decreases from the value obtained for samples without PMA treatment of 2.2 × 10^12^ eV^−1^ cm^−2^, to the lowest value of 1.9 × 10^11^ eV^−1^ cm^−2^ for samples with a PMA at 350 °C, and increases again to 3.8 × 10^11^ eV^−1^ cm^−2^ if a PMA at 500 °C is applied. Thus, a very low interface trap density can be obtained by keeping the thermal budget as low as 350 °C.

3.3. SB-MOSFET devices {#s0030}
----------------------

For different PDA and PMA treatments shown in part 2.2, the properties are now compared for a fixed gate stack thickness of 7 nm in SB-MOSFET devices processed in a fully CMOS compatible process scheme.

[Fig. 5](#f0025){ref-type="fig"} shows the influence of different annealing treatments on the device characteristics. On the extracted threshold voltages, a pronounced influence of different PDA conditions is found as shown in [Fig. 5](#f0025){ref-type="fig"}b. The value of U~th~ = −0.74 V obtained for a PDA at 350 °C is shifted to a value of U~th~ = −0.62 V for samples with a PDA at 500 °C for fixed PMA temperature of 350 °C.

A similar shift is observed increasing the PMA temperature ([Fig. 5](#f0025){ref-type="fig"}c) and can be attributed to the change in the composition of the interfacial layer as described in part 2.2 for the change of the flatband voltage. An estimation of the variation of the SB-MOSFET threshold voltage by the change of the Schottky-barrier height (SBH) after the PMA treatment was performed, based on the work of Feste and coworkers [@b0110; @b0115]. The threshold voltage difference for SOI-SB-MOSFET devices can be estimated to be [@b0110]:$$\delta V_{\text{th}} \approx \delta\Phi_{\text{B}} \cdot \frac{1}{q} \cdot \left( {\frac{q \cdot S}{\ln(10) \cdot k_{\text{B}} \cdot T} - 1} \right) \approx 0.06\ \text{eV}$$

Here, we take into account a shift in the Schottky-barrier height $\delta\Phi_{\text{B}}$ of 0.02 eV concerning the different PMA annealing temperatures. This was reported for SB diode structures incorporating PtSi formed at different temperatures from 300 to 500 °C [@b0065]. Moreover S denotes the subthreshold slope of the electron branch which was considered to be 260 mV/decade, *q* denotes the elementary charge, *k*~B~ the Boltzmann constant and *T* the temperature. Hence, the shift in the observed threshold voltage is additionally caused by a variation in the SBH of the PtSi contact layer during the thermal PMA treatments. Comparing different PMA conditions, the drive current is only slightly changed, if the results are corrected for the shift in the threshold voltage. Also the subthreshold slope is nearly constant for all applied annealing conditions with 70--80 mV/decade. Concerning the *n*-branch leakage current of the three PMA annealing conditions the magnitude is increased about 3 orders of magnitude for the lowest PMA process at 350 °C. The main reason for this increased current is the contribution from the reverse biased drain Schottky barrier diode. However, this leakage current contribution is not influenced by the gate oxide leakage current, since for the specific gate oxide the gate oxide leakage current contribution is too low. Nevertheless, for thinner gate oxides, which exhibit higher leakage currents, the leakage current in the *n*-branch would be increased. Larrieu and coworkers [@b0060] pointed out that the actual barrier height of PtSi is a function of the applied annealing condition during the formation of the PtSi silicide. Hence, concerning our source and drain the formation of PtSi may not be fully completed after the lowest PMA and silicidation treatment resulting in an increased reverse current density. Huang and coworkers [@b0120] discussed comprehensively the formation of NiSi Schottky barrier diodes at temperatures of 400--800 °C. They found an increased reverse current density for NiSi diodes formed at lowest temperatures of 400 °C related to spatial barrier in-homogeneities within in the Schottky contacts. A two-phase coexistence of the metal rich Ni~2~Si and NiSi phase was reported for the lowest annealing temperatures of 400 °C, leading to rough interfaces at the silicon substrates. Similarly, a higher reverse leakage current is possible in our SB-MOSFET device structures, concerning the lowest PMA annealing treatments. Additionally, it was suggested that an increased drain leakage current may be caused by RIE due to induced defects at the Si interface, as reported by Kwon and coworkers [@b0125]. Upon removal of these defects at higher annealing temperatures, the reverse current density of a formed PtSi Schottky diode structure was observed to decrease. In our case the highest I~ON~/I~OFF~ current ratio can be therefore achieved by applying higher annealing temperatures to avoid the higher drain leakage currents at the lower post deposition annealing treatments.

Considering the specific performance of devices subjected to a PDA at 350 °C and a PMA at 500 °C a subthreshold swing of 71 mV/decade close to the thermal limit of 60 mV/decade is obtained at room temperature, as well as an excellent I~ON~/I~OFF~ current ratio greater than 2 × 10^6^, obtained for U~DS~ = −1 V. For the 2 μm printed gate length the highest transconductance measured is 25 μS/μm. The threshold voltage, obtained from a linear fit of the drain current as a function of the gate voltage for small drain to source voltages amounts to U~th~ = −0.43 V for the given device. The inverse subthreshold slope of the *n*-branch amounts to 260 mV/decade for U~DS~ = −1.5 V. [Fig. 6](#f0030){ref-type="fig"}a shows the drive current obtained at U~G~ = −2 V and U~DS~ = −1.5 V as a function of the printed gate length. The linear relationship demonstrates the excellent scalability of the developed low temperature process scheme for ALD La~2~O~3~/ZrO~2~ gate dielectrics. Comparing the results to a PMA performed at 350 °C, whereat a smaller I~ON~/I~OFF~ current ratio is obtained due to the increased current contribution from the reverse current of the drain Schottky diode structure, the highest I~ON~/I~OFF~ ration is achieved for a PMA applied at 500 °C ([Fig. 6](#f0030){ref-type="fig"}b). However, smallest gate oxide leakage current (see [Fig. 4](#f0020){ref-type="fig"}b) was obtained from PMA temperatures lower than 500 °C. Especially for thinner gate oxide thicknesses this increase in the gate oxide leakage current would affect the I~ON~/I~OFF~ current ratio. Thus this trade-off may be best solved by applying a PMA at 400 °C. As shown in the output characteristics in [Fig. 7](#f0035){ref-type="fig"}, no sublinear current drive for small drain voltages is visible.

Finally, we compare the results of our low temperature process for the integration of ALD La~2~O~3~/ZrO~2~ to other results in the literature of SB-MOSFET devices with high-*k*/metal gate stacks. Zhu and coworkers [@b0045; @b0050] presented a simplified low temperature fabrication scheme, whereat a 5 nm HfO~2~ gate dielectric was deposited by MOCVD at 400 °C and subsequently annealed at 700 °C. The highest temperatures applied after the oxide deposition was 420 °C during the formation of platinum silicide. Comparing their results to the multilayered La~2~O~3~/ZrO~2~ dielectric processed at temperatures of 350, 400 or 500 °C a similar I~On~/I~Off~ current ratio of greater than 10^7^ and a subthreshold slope of 66 mV/decade were obtained for p-MOSFET devices. Park and coworkers [@b0055] studied SB-MOSFET devices with n-type channel incorporating 5 nm of ALD deposited HfO~2~ in a dummy gate process scheme whereat the highest temperature applied after the gate oxide deposition was 450 °C in there process flow. They find a subthreshold swing of 81 mV/decade and an ON/OFF current ratio of ∼10^5^.

We expect a further improvement of the current drive of our devices if the respective spacer thickness is decreased to optimize the overall overlap resistance, as well by decreasing the silicide to channel barrier height.

4. Discussion {#s0035}
=============

The properties of a stacked La~2~O~3~/ZrO~2~ high-*k* dielectrics are investigated for the use in SOI-SB-MOSFET devices for suitable low temperature process schemes at or below temperatures of 500 °C. Electrical and structural properties of MOS capacitors are correlated to long channel SB-MOSFET devices to obtain best electrical results for atomic layer deposited La~2~O~3~, in direct contact to Si and capped by ZrO~2~.

Keeping the overall thermal budget as low as 350 °C, 400 °C or 500 °C a lowest interface trap density of 1.9 × 10^11^ eV^−1^ cm^−2^ is found. Furthermore, a high drive current is obtained for the long channel devices as well as a subthreshold swing of *S* = 70--80 mV/decade. Thus, a suitable low temperature process is given for the formation of SB-MOSFETs incorporating a La~2~O~3~/ZrO~2~ stacked gate dielectric with low leakage current densities.

By applying suitable thermal post deposition annealing as well as post metallization annealing treatments, the threshold voltage can be effectively tuned while maintaining high drive currents. This effect is most likely induced from dipoles at the La~2~O~3~/ZrO~2~ to Si-interfacial layer crossover and the change in the composition of the interfacial layer upon annealing. In addition, the different PMA temperatures change the SBH and contribute to the threshold voltage shift. Also the I~ON~/I~OFF~ current ratio can be improved.

The results indicate the suitability of a La~2~O~3~/ZrO~2~ based material system as a potential candidate for a low temperature SB-MOSFET based integration scheme.
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![(a) Process flow of the self-aligned formation of SB-MOSFETs incorporating an atomic layer deposited high-*k* dielectric gate stack. (b) Final structure of the processed SOI SB-MOSFET.](gr1){#f0005}

![(a): HR-TEM image of 7 nm La~2~O~3~/ZrO~2~ after MOSFET device processing with both, PDA and PMA treatments performed at 350 °C. At the silicon interface a silicate rich interfacial layer with a thickness of 1.5 ± 0.5 nm is clearly distinguishable from the mixed layer of La~2~O~3~/ZrO~2~ featuring a thickness of 5.2 ± 0.5 nm and the amorphous top-TiN-layer. The corresponding EOT amounts to 1.54 nm. (b): Comparison of XRD spectra of "as-deposited" and PDA-treated samples. The PDA is applied at 500 °C. (c): EOT as a function of the overall La~2~O~3~/ZrO~2~ -- thickness with a corresponding PDA at 500 °C.](gr2){#f0010}

![Capacitance-voltage characteristics for different PDA temperatures measured at *f* = 100 kHz of MOS capacitors with a 7 nm thick La~2~O~3~/ZrO~2~ dielectric stack at the same PMA treatment of 350 °C. Also the C--V characteristic of a 9 nm ZrO~2~ film with a similar EOT and same process parameters is shown. The upper inset shows the extracted EOT values after PMA and the lower inset shows the corresponding leakage current density.](gr3){#f0015}

![Leakage current density obtained from MOS capacitors. In (a) different PDA treatments are performed but same PMA treatments are applied. In (b) the PDA is applied at 350 °C but different PMA treatments are performed. From (c) the interface trap density can be found comparing these respective PMA treatments.](gr4){#f0020}

![Transfer characteristics (a) of p-type SB-MOSFET devices with a 7 nm La~2~O~3~/ZrO~2~ gate dielectric whereat a PDA at 350 °C was applied and different PMA conditions are applied. L/W = 4/100 μm. The threshold voltages are extracted at small drain voltages and are shown as a function of PDA temperature (b) as well as a function of PMA temperature (c).](gr5){#f0025}

![Dependence of the drain current (a) on the transistor gate length for a PMA performed at 500 °C and measured I~ON~/I~OFF~ current ratio (b), dependent on the PMA temperature treatment of p-type SB-MOSFET devices with a 7 nm La~2~O~3~/ZrO~2~ gate dielectric, whereat a PDA at 350 °C is applied. L/W = 4/100 μm.](gr6){#f0030}

![Output characteristics of p-type SB-MOSFET devices with a 7 nm La~2~O~3~/ZrO~2~ gate dielectric, whereat a PDA at 350 °C and a PMA at 500 °C are applied. For small drain voltages a linear current drive is obtained. U~G~ is swept from 0 V to −2 V in −0.2 V steps.](gr7){#f0035}
